Home » Publications

March 2023
S M T W T F S
     
 1234
567891011
12131415161718
19202122232425
262728293031  

Publications

Thèse de doctorat

A. KHOUAS, “Simulation de fautes et optimisation des tests de production pour les circuits analogiques avec prise en compte des tolérances”, thèse de doctorat de l’Université de Paris 6, spécialité Informatique, soutenue le 14 septembre 2000.

Articles de revues internationales

[p 1]         A. S. HAICHOUR, M. HAMADOUCHE, A. Khouas; «Hardware Design and Implemtation of ElGamel Elliptic Curve Cryptosystem», Wulfenia Journal, vo. 23, no. 2, Feb. 2016, pp. 62-85.

[p 2]         SAWAN, M.; HASHEMI, S.; SEHIL, M.; AWWAD, F.; HAJJ-HASSAN, M.; KHOUAS, A., «Multicoils-based inductive links dedicated to power up implantable medical devices: Modeling, design and experimental results», Biomedical Microdevices, Springer US, vo. 11, no. 5, October 2009, pp. 1059-1070.

[p 3]         AMIRI, M. A.; KHOUAS A.; BOUKADOUM, M., « Pseudo-Random Pulse Generator (PRpG) on FPGA Suitable for Code Density Testing of Time-to-Digital Converters», IEEE Transaction on Instrumentation and Measurement, vo. 58, No. Issue 7, July 2009, pp. 2209-2215.

[p 4]         AMIRI, M. A.; BOUKADOUM M.; KHOUAS, A., «A Multihit Time-to-Digital Converter Architecture on FPGA», IEEE Transaction on Instrumentation and Measurement, vo. 58, No. Issue 3, March 2009, pp. 530-540.

[p 5]         SALOMON, M.-E.; IZOUGHAGHEN B.; KHOUAS, A.; SAVARIA, Y., «Spurs Model for a Fixed-Frequency Signal Subject to Periodic Jitter», IEEE Transaction on Instrumentation and Measurement. Vo. 57, No. Issue 10, October 2008, pp. 2320-2328.

[p 6]         MORNEAU, M.; KHOUAS, A., «TBSA: Threshold-Based Simulation Accuracy method for fast analog DC fault simulation», Journal of Electronic Testing Theory and Applications, Kluwer Academic Publishers, Vo. 22, No. 4-6, December 2006, pp. 425-436.

[p 7]         KHOUAS, A., DERIEUX, A., «Fault Simulation of Analog Circuits Under Parameter Variations», Journal of Electronic Testing Theory and Applications, Kluwer Academic Publishers, Vo. 16, no. 3, June 2000, pp. 269-278.

Articles de conférences internationales avec acte édité

[p 8]         GUETTATFI, Z.; KERMIA, O.; KHOUAS, A.; «Over Effective Hard Real-time Hardware Tasks Scheduling and Allocation», IEEE International Conference on Field Programmable Logic and Applications, London, England, FPL 2015, 2-4 September 2015.

[p 9]         BENACER, I.; HAMISSI, A.; KHOUAS, A.; « Hardware Design and FPGA Implementation for Road Plane Extraction Based on V-disparity Approach », IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, 24-27 May 2015.

[p 10]     BENACER, I.; HAMISSI, A.; KHOUAS, A.; « A Novel Stereovision Algorithm for Obstacles Detection Based on U-V-Disparity Approach », IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, 24-27 May 2015.

[p 11]     CHOUIHA, M.; KHOUAS, A.; BELOUCHRANI, A.; BAUDOIN, G.; «Blind Source Separation Based Phase Estimator For Carrier Synchronization of High-Order QAM Signals», IEEE European Conference on Antennas and Propagation, EuCAP 2015, Lisbon, Portugal, 12-17 April 2015.

[p 12]     IRKI, Z.; Bendaoudi, H.; DEVY, M.; Khouas, A.; « FPGA Implementation of the V-disparity Based Obstacles Detection Approach», IEEE 21st Mediterranean Conference on Control and Automation, MED, June 2013, pp. 1104-1111.

[p 13]     Bendaoudi, H.; Khouas, A.; « Stereo Vision IP Design for FPGA Implementation of Obstacle Detection System», IEEE International Workshop on Systems, Signal Processing and their Applications, WOSSPA, May 2013, pp. 145-150.

[p 14]     Bendaoudi, H.; Khouas, A.; Cherki, B.; « FPGA Design of a Real-Time Obstacle Detection System Using Stereovision », IEEE International Conference on Microelectronics, ICM, December 2012.

[p 15]     Benseddik, H. E.; Cherki, B.; Hamadouche, M.; Khouas, A.; «FPGA-based real-time implementation of distributed system CA-CFAR and Clutter MAP-CFAR with non coherent integration for radar detection», IEEE International Conference on Multimedia Computing and Systems, ICMCS, May 2012, pp.1093-1098.

[p 16]     ABDESSATAR, A.; SAWAN, M.; SAVARIA, Y.; KHOUAS, A., «New Analog Test Metrics Based on Probabilistic and Deterministic Combination Approaches», IEEE International Conference on Electronics Circuits and Systems, ICECS, December 2007, pp. 82-85.

[p 17]     ABDESSATAR, A.; SAVARIA, Y.; KHOUAS, A.; SAWAN, M., «Accurate Testability Analysis Based-on Multi-Frequency Test Generation and a New Testability Metric», IEEE Northeast Workshop on Circuits and Systems, NEWCAS, August 2007, pp. 1356-1359.

[p 18]     AMIRI, M. A.; KHOUAS, A.; BOUKADOUM M., «On the Timing Uncertainty in Delay-Line-based Time Measurement Applications Targeting FPGAs», IEEE International Symposium on Circuits and Systems, ISCAS, May 2007, pp. 3772-3775.

[p 19]     AMIRI, M. A.; BOUKADOUM M.; KHOUAS, A., «Low Dead Time, Multi-hit FPGA-based Time-to-Digital Converter», IEEE Northeast Workshop on Circuits and Systems, NEWCAS, June 2006, pp. 29-32.

[p 20]     SEHIL, M.; SAWAN, M.; KHOUAS, A., «Modeling Efficient Inductive Power Transfer Required to Supply Implantable Devices», Conference of the International Functional Electrical Stimulation Society, July 2005, pp. 376-378.

[p 21]     ZHOU B.; KHOUAS A., «Measurement of Delay Mismatch due to Process Variations by Means of Modified Ring Oscillators », IEEE International Symposium on Circuits and Systems ISCAS, May 2005, pp. 5246-5249.

[p 22]     SALOMON, M.-E.; KHOUAS, A.; SAVARIA, Y., «A Complete Spurs Distribution Model for Direct Digital Period Synthesizers», IEEE International Symposium on Circuits and Systems ISCAS, May 2005, pp. 4859-4862.

[p 23]     MORNEAU, M.; KHOUAS, A., «Analysis of DC simulation convergence of nonlinear analog circuits with initial solution», IEEE Canadian Conference on Electrical and Computer Engineering CCECE, May 2005, pp. 708-712.

[p 24]     LARAB, A. ; KHOUAS, A., «Nouveau wrapper P1500 incorporant une structure BIST pour le test des IP et des interconnexions des systèmes sur puce», IEEE Conférence Canadienne de Génie Électrique et Informatique CCGEI, Mai 2005, pp. 1885-1888.

[p 25]     SEHIL M., KHOUAS A., SAWAN, M., «Modeling Inductive Power Transfer Required to Supply Implantable Devices», International Symposium on Advanced Biomaterials/Biomechanics ISAB2, April 2005, Montréal, QC, Canada.

[p 26]     IZOUGHAGHEN B., KHOUAS A., SAVARIA, Y., «Spurs Modeling in Direct Digital Period Synthesizers Related to Phase Accumulator Truncation», IEEE International Symposium on Circuits and Systems ISCAS, May 2004, Vancouver, Canada.

[p 27]     KASSEM, A., WANG, J, KHOUAS, A., SAWAN, M., BOUKADOUM, M., «Pipelined Sampled-Delay Focusing CMOS Implementation for Ultrasonic Digital Beamforming», IEEE International Workshop on System-on-Chip for Real-Time Applications, June 2003, pp. 247-250.

[p 28]     KASSEM, A., WANG, J, KHOUAS, A., SAWAN, M., BOUKADOUM, M., «Variable Delay CMOS Implementation for Ultrasonic Beamforming», International Conference on Microelectronic ICM, Lebanon, December 2002, pp 127-130.

[p 29]     KHOUAS, A., DERIEUX, A., «FDP : Fault Detection Probability Function for Analog Circuits», IEEE International Symposium on Circuits and Systems ISCAS, Sydney, Australia, May 2001, vol. 4, pp. 17-20.

[p 30]     KHOUAS, A., DESSOUKY, M., DERIEUX, A., «Optimized Statistical Analog Fault Simulation», IEEE Asian Test Symposium ATS, Shanghai, China, November 1999, pp. 227-232.

[p 31]     KHOUAS, A., DERIEUX, A., «Speed-up of High Accurate Analog Test Stimulus Optimization», International Test Conference ITC, Atlantic City NJ, USA, September 1999, pp. 230-236.

[p 32]     KHOUAS, A., DERIEUX, A., «Methodology for Fast and Accurate Analog Production Test Optimization», 5th IEEE International Mixed Signal Test workshop IMSTW, Whistler, British Columbia, Canada, June 1999, pp. 215-219.

[p 33]     KHOUAS, A., DERIEUX, A., «Optimization of Production Tests for Analog Circuits under Parameter Variations », Mixed Design of Integrated Circuits and Systems MIXDES’99, Krakow, Poland, June 1999.

[p 34]     KHOUAS, A., DERIEUX, A., «Optimisation des Tests de Production pour les Circuits Analogiques avec prise en compte des tolérances», Colloque CAO de Circuits Intégrés et Systèmes, Aix-en-Provence, France, Mai 1999.

1.3.      Présentations plénières

[p 35]     KHOUAS, A.; Systèmes reconfigurables, Session plénière II, Journées du Laboratoire d’Instrumentation, JLINS’2010, USTHB, Alger, 25-26 octobre 2010.

[p 36]     A. KHOUAS; Implémentation sur circuits programmables FPGA, Conférence plénière II, International Conference on Image and Signal Processing and their Applications, ISPA’2009, Mostaganem, 19-21 octobre 2009.

1.4.      Communications nationales

[p 37]     A. S. HAICHOUR, M. HAMADOUCHE, A. Khouas; «Hardware Implementation of an Elleptic Curve Cryptographic Processor Over F2m», International Conference on Embedded Systems in Telecommunications and Instrumentation, ICESTI’14, Annaba, Algérie, 27-29 octobre 2014.

[p 38]     A. Hamissi, Z. Irki, A. Khouas; « Localisation des obstacles par stéréovision», Conférence sur le Génie Électrique, CGE 2013, Alger, Algérie, 16-17 avril 2013.

[p 39]     R. Fellag, Z. Irki, A. Khouas; « Survey on Image Rectification on FPGA», Conférence sur le Génie Électrique, CGE 2013, Alger, Algérie, 16-17 avril 2013.

[p 40]     A. Hamissi, Z. Irki, A. Khouas; «Combining the U and V Disparity for Obstacles Localization», International Conference on Embedded Systems in Telecommunications and Instrumentation, ICESTI’12, Annaba, Algérie, 5-7 November 2012.

[p 41]     H. Bendaoudi, A. Khouas; «FPGA-Based Real Time Obstacle Detection System Using V-Disparity», International Conference on Embedded Systems in Telecommunications and Instrumentation, ICESTI’12, Annaba, Algérie, 5-7 november 2012.

[p 42]     H. Bendaoudi, Z. IRKI, A. Khouas; «Une chaîne de traitement temps réel d’images sur FPGA», 7ème Conférence sur le Génie Électrique, CGE 2011, Alger, 12-13 avril 2011.

[p 43]     H.E. BENSEDDIK, M. HAMADOUCHE, A. KHOUAS; «Analysis and FPGA Implementation of Distributed CA-CFAR and CMAP-CFAR Detection», 7ème Conférence sur le Génie Électrique, CGE 2011, Alger, 12-13 avril 2011.

[p 44]     A. KHOUAS; «Conception en vue du test des circuits intégrés», First Algerian Winter School on Smart Card, AWSSC’2010, Alger, Algérie, 19-23 décembre, 2010.

[p 45]     H.E. BENSEDDIK, M. HAMADOUCHE, A. KHOUAS; «Design and Implementation of a Configurable Real-Time FPGA-Based Clutter Map CFAR Detector with non coherent Integration», International Conference on Image and Signal Processing and their Applications, ISPA’2010, Biskra, 6-8 december 2010.