



EE321: Computer Architecture
Control *Solution* (1h30)
2017 – 2018

Notes: Answer briefly and clearly using the provided space. No extra sheet will be accepted.

1. Simple CPU Function and Structure (6 pts)

Consider a simple 8-bit CPU with the following specifications: 8-bit address bus, memory is byte addressable, opcodes are given in Table 1, and the instructions format is given in Table 3.

1.1 Name the different categories of user-visible registers? What is General Purpose Register (GPR)?

GPR, data, address, and Control or condition codes registers. GPR is a register that can be used for data and as a pointer (for addresses).

1.2 What is the maximum addressable memory size? Justify.

Since we have byte addressable memory and 8-bit address bus, the maximum addressable memory is $8 \times 2^8 = 2048 \text{ bits} = 2 \text{ Kbits} = 256 \text{ Bytes}$.

1.3 What is the range of 2's complement value that can be specified in the MVI instruction?

The size of the operand is 6 bits, so the range is: $[-2^5, 2^5 - 1] = [-32, 31]$

1.4 Does our simple CPU have an accumulator? Justify.

No, any register can be used for arithmetic and logic operations (see Table 1).

1.5 Based on the given CPU specifications, what is the maximum number of GPR? Justify?

In instruction format, we use 6 bits to code the GPR, so it's $2^6 = 64 \text{ GPR}$.

1.6 Explain why PC is incremented by 2 to point to the next instruction.

$PC = PC + 2$, because the memory is byte addressable and instruction size is 16 bits (2 bytes)

2. Program Execution (10 pts)

Consider the 8-bit CPU of exercise 1 with 8 GPRs (R0 to R7). We assume the program given in Table 2 is stored at address F0H. Consider the memory content given in Table 4.

2.1 Give the address of the first and last instruction of the program.

Address of first instruction: F0H

*Address of last instruction: $F0H + 5 * 2 = 0FH + 0AH = FAH$*

2.2 Which memory locations are used by this program for data read/write?

Instruction 3: memory location 10H

Instruction 4: memory location 11H

Instruction 5: memory location 12H

2.3 Explain in one line, the operation implemented by this program.

$$[12H] \leq [10H] + [11H]$$

2.4 Give the memory contents (only modified locations) after the execution of the program.

The modified memory location is 12H:

$$[12H] \leq [10H] + [11H] = 08H + 09H = 11H$$

2.5 Using the GPRs binary codes giving in Table 5, give the HEX code of the 1st instruction.

1st instruction is: MVI R0, 10H

Opcode of MVI is: 1H = 1000

Code of R0 is: 000000

Immediate operand is: 10H = 010000

Code of the 1st instruction is: 000 0000 0001 0000 = 0010H

2.6 Give the content (in HEX) of the memory that contains the program.

<i>Address</i>	<i>F0H</i>	<i>F1H</i>	<i>F2H</i>	<i>F3H</i>	<i>F4H</i>	<i>F5H</i>	<i>F6H</i>	<i>F7H</i>
<i>Content</i>	10H	10H	52H	10H	90H	20H	81H	A0H

<i>Address</i>	<i>F8H</i>	<i>F9H</i>	<i>FAH</i>	<i>FBH</i>
<i>Content</i>	42H	50H	XXH	FXH

2.7 Give the HEX content of registers R0, MAR, MBR, PC, and IR after the execution of the fetch cycle of the 1st instruction.

R0 = ???

MAR = F1H

MBR = 10H

IR = 1010H

PC = F0H + 2 = F2H

2.8 Give the HEX content of registers R0, MAR, MBR, PC and IR after the execution of the execute cycle of the 1st instruction.

R0 = 10H

MAR = F1H

MBR = 10H

IR = 1010H

PC = F2H

2.9 Give the HEX content of registers R0, R1, R2, MAR, MBR, PC, and IR after the execution of the 5th instruction.

R0 = 10H

R1 = 12H

R2 = 11H

MAR = 12H

MBR = 11H

IR = 5042H

PC = FAH

Instruction	Opcode	Description
MVI Rd, X	1H	Rd = X
LDD Rd, X	2H	Rd = [X]
LDP Rd, X	3H	Rd = [R0+X]
LDR Rd, Rs	4H	Rd = [Rs]
STR Rd, Rs	5H	[Rd] = Rs
ADR Rd, Rs	6H	Rd = Rd+Rs
ADM Rd,X	7H	Rd = Rd+X
ADD Rd, X	8H	Rd =Rd+ [X]
ADN Rd,X	9H	Rd=Rd+[[X]]
ADP Rd,X	AH	Rd=Rd+[R0+X]
MVR Rd, Rs	BH	Rd = Rs
HLT	FH	Stop the execution of the program

Rd = Destination register (it can be any GPR).

Rs = Source register (it can be any GPR)

R0 = Register R0.

[X] = content of memory location X.

Table 1: Instructions description.

Instruction Number	Instruction
1	MVI R0, 10H
2	MVI R1, 12H
3	LDD R2, 10H
4	ADP R2, 01H
5	STR R1, R2
6	HLT

Table 2: Simple program.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opcode				Destination register						Source operand					

Table 3: Instructions format.

Address	Content
00H	28H
01H	29H
02H	2AH
03H	2BH
04H	2CH
05H	2DH
06H	2EH
07H	2FH

Address	Content
08H	18H
09H	19H
0AH	1AH
0BH	1BH
0CH	1CH
0DH	1DH
1EH	1EH
0FH	1FH

Address	Content
10H	08H
11H	09H
12H	0AH
13H	0BH
14H	0CH
15H	0DH
16H	0EH
17H	0FH

Table 4: Memory contents.

Register	R0	R1	R2	R3	R4	R5	R6	R7
Code	000000	000001	000010	000011	000100	000101	000110	000111

Table 5: Binary codes of GPRs.